(November 3rd @ 5:30 pm)

PROBLEM 1 (35 PTS)


Complete the timing diagram of the circuit whose VHDL description is shown below:

```
architecture xst of circ is
use ieee.std_logic_1164.all;
                                                       signal qt, f: std logic;
entity circ is
                                                    begin
   port ( rstn, a, b, x, clk: in std_logic;
          q: out std logic);
                                                       process (rstn, clk, a, b, x)
end circ;
                                                       begin
                                                         if rstn = '0' then
                                                             qt <= '0';
 clk
                                                         elsif (clk'event and clk = '1') then
                                                             if x = '0' then
rstn
                                                                 qt <= qt xor (a or b);
                                                             end if;
                                                          end if;
                                                       end process;
                                                       q <= qt;
    а
                                                    end xst;
    b
   Q
```

Get the excitation equation for q (5 pts).

PROBLEM 2 (30 PTS)

Complete the timing diagram of the following state machine:



PROBLEM 3 (35 PTS)

Complete the timing diagram of the following circuit. $Q=Q_3Q_2Q_1Q_0$

